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GHz, efficiencies of TWTs are still quite
low. A major reason is that at higher fre-
quencies, dimensional tolerance varia-
tions from conventional micromachin-
ing techniques become relatively large
with respect to the circuit dimensions.
When this is the case, conventional de-
sign-optimization procedures, which ig-
nore dimensional variations, provide in-
accurate designs for which the actual
amplifier performance substantially un-
derperforms that of the design. Thus,
this new, robust TWT optimization de-
sign algorithm was created to take ac-
count of and ameliorate the deleterious
effects of dimensional variations and to
increase efficiency, power, and yield of
high-frequency TWTs. 
This design algorithm can help extend
the use of TWTs into the terahertz fre-
quency regime of 300–3000 GHz. Cur-
rently, these frequencies are underuti-
lized because of the lack of efficient
amplifiers, thus this regime is known as
the “terahertz gap.” The development of
an efficient terahertz TWT amplifier
could enable breakthrough applications
in space science molecular spectroscopy,
remote sensing, nondestructive testing,
high-resolution “through-the-wall” imag-
ing, biomedical imaging, and detection of
explosives and toxic biochemical agents. 
This work was done by Jeffrey D. Wilson of
Glenn Research Center and Christine T. Cheva-
lier of Analex Corp. Further information is
contained in a TSP (see page 1).
Inquiries concerning rights for the commer-
cial use of this invention should be addressed
to NASA Glenn Research Center, Innovative
Partnerships Office, Attn: Steve Fedor, Mail
Stop 4–8, 21000 Brookpark Road, Cleve-
land, Ohio 44135. Refer to LEW-18378-1.
Optimal and Local Connectivity Between Neuron and Synapse
Array in the Quantum Dot/Silicon Brain 
This bio-inspired technique can enable artificial intelligence in computing technology. 
NASA’s Jet Propulsion Laboratory, Pasadena, California
This innovation is used to connect be-
tween synapse and neuron arrays using
nanowire in quantum dot and metal in
CMOS (complementary metal oxide semi-
conductor) technology to enable the den-
sity of a brainlike connection in hardware.
The hardware implementation combines
three technologies: 
1. Quantum dot and nanowire-based
compact synaptic cell (50×50 nm2)
with inherently low parasitic capaci-
tance (hence, low dynamic power
≈l0–11 watts/synapse), 
2. Neuron and learning circuits imple-
mented in 50-nm CMOS technology,
to be integrated with quantum dot
and nanowire synapse, and 
3. 3D stacking approach to achieve the
overall numbers of high density
O(1012) synapses and O(108) neu-
rons in the overall system. 
In a 1-cm2 of quantum dot layer sitting on
a 50-nm CMOS layer, innovators were able
to pack a 106-neuron and 1010-synapse
array; however, the constraint for the con-
nection scheme is that each neuron will re-
ceive a non-identical 104-synapse set, includ-
ing itself, via its efficacy of the connection. 
This is not a fully connected system
where the 100×100 synapse array only
has a 100-input data bus and 100-output
data bus. Due to the data bus sharing, it
poses a great challenge to have a com-
plete connected system, and its con-
straint within the quantum dot and sili-
con wafer layer. 
For an effective connection scheme,
there are three conditions to be met: 
1. Local connection.
2. The nanowire should be connected lo-
cally, not globally from which it helps to
maximize the data flow by sharing the
same wire space location.
3. Each synapse can have an alternate
summation line if needed (this option
is doable based on the simple mask cre-
ation).
The 103×103-neuron array was parti-
tioned into a 10-block, 102×103-neuron
array. This building block can be com-
pletely mapped within itself (10,000
synapses to a neuron). 
This work was done by Tuan A. Duong,
Christopher Assad, and Anilkumar P.
Thakoor of Caltech for NASA’s Jet Propulsion
Laboratory. Further information is contained
in a TSP (see page 1). NPO-46222 
Method and Circuit for In-Situ Health Monitoring of Solar 
Cells in Space 
This method has application in solar arrays for powering unmanned vehicles. 
John H. Glenn Research Center, Cleveland, Ohio
This innovation represents a method
and circuit realization of a system de-
signed to make in-situ measurements of
test solar-cell operational parameters
on orbit using readily available high-
temperature and high-ionizing-radia-
tion-tolerant electronic components.
This innovation enables on-orbit in-situ
solar-array health monitoring and is in
response to a need recognized by the
U.S. Air Force for future solar arrays for
unmanned spacecraft. This system can
also be constructed out of commercial-
grade electronics and can be embed-
ded into terrestrial solar power system
as a diagnostics instrument.
This innovation represents a novel ap-
proach to I-V curve measurement that is
radiation and temperature hard, con-
sumes very few system resources, is eco-
nomical, and utilizes commercially avail-
able components. The circuit will also
operate at temperatures as low as –55 °C
and up to +225 °C, allowing it to reside
close to the array in direct sunlight. It uses
a swept mode transistor functioning as a
resistive load while utilizing the solar cells
NASA Tech Briefs, October 2010 11
https://ntrs.nasa.gov/search.jsp?R=20100036536 2019-08-30T12:06:37+00:00Z
